![]() In: Proceedings ISCA Workshop on complexity-effective design (WCED), VancouverĬruz J-L, Gonzalez A, Valero M, Topham NP (2000) Multiple-banked register file architectures. P IEEE Micro 20(6):26–44īuyuktosunoglu A et al (2000) An adaptive issue queue for reduced power at high performance. In: Proceedings of the 7th internatinal symposium On high performance computer architecture, IEEE Computer Society, Nuevo Leone, pp 20–24īrooks DM, Bose P, Schuster SE, Jacobson H, Kudva PN, Buyuktosunoglu A, Wellman J-D, Zyuban V, Gupta M, Cook PW (2000) Power-aware microarchitecture: design and modeling challenges for next-generation microprocessors. In: Proceedings of the 5th international symposium on high-performance computer architecture (HPCA-5), IEEE Computer Society, Orlandoīrooks D, Martonosi M (2001) Dynamic thermal management for high-performance microprocessors. IBM J Res Dev 47(5/6):653–662īrooks D, Martonosi M (1999) Dynamically exploiting narrow width operands to improve processor power and performance. IEEE T Electron Dev 26:1282–1291īrooks D, Bose P, Srinivasan V, Gschwind MK, Emma PG, Rosenfield MG (2003) New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors. J Syst Architect 45:1111–1137 Elsevierīrews JR (1979) Subthreshold behavior of uniformly and non-uniformly doped long-channel MOSFET. P IEEE Micro 19(4):23–29īose P, Kim S, O’Connell FP (1999) Ciarfella WA Bounds modeling and compiler optimizations for superscalar performance tuning. P Solid St Circ Soc 12(1):11–13īorkar S (1999) Design challenges of technology scaling. IEEE Comput 40(12):33–37īohr M (2007) A 30 year retrospective on dennard’s MOSFET scaling paper. IEEE Comput 36(12):49–58, Special Issue on Power-Aware Computingīarroso L, Holzle U (2007) The case for energy proportional computing. In: Proceedings of the 25th annual international symposium on computer architecture (ISCA), ACM/IEEE Computer Society, Barcelona, pp 282–292Īlbonesi DH, Balasubramonian R, Dropsho SG, Dwarkadas S, Friedman EG, Huang MC, Kursun V, Magklis G, Scott ML, Semeraro G, Bose P, Buyuktosunoglu A, Cook PW, Schuster SE (2003) Dynamically tuning processor resources with adaptive processing. IEEE Micro 26(2):68–80Īlbonesi D (1998) Dynamic IPC/clock rate optimization. Agrawal A, Mukhopadhyay S, Raychowdhury A, Roy K, Kim CH (2006) Leakage power analysis and reduction in nanoscale circuits.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |